

Electronics

Logic Family Characteristics: Voltage

Terry Sturtevant

Wilfrid Laurier University

May 23, 2018

Ideal logic gates

Ideal logic gates

- In PC/CP220, logic gates are treated as “ideal” devices.

Ideal logic gates

- In PC/CP220, logic gates are treated as “ideal” devices.
As well, only one or perhaps two logic families were discussed.

Ideal logic gates

- In PC/CP220, logic gates are treated as “ideal” devices.
As well, only one or perhaps two logic families were discussed.
- Now the real (i.e. non-ideal) operating characteristics of different logic families will be studied.

Ideal logic gates

- In PC/CP220, logic gates are treated as “ideal” devices.
As well, only one or perhaps two logic families were discussed.
- Now the real (i.e. non-ideal) operating characteristics of different logic families will be studied.
- The operation of an *ideal* logic gate can be summarized by the following rules:

- Input and output voltages will be at either the *high* or the *low* value specified for that family; (eg. 5 and 0 volts, respectively for TTL)

- Input and output voltages will be at either the *high* or the *low* value specified for that family; (eg. 5 and 0 volts, respectively for TTL)
- Inputs will draw no current from whatever drives them, and outputs can supply as much current as necessary for whatever follows.

- Input and output voltages will be at either the *high* or the *low* value specified for that family; (eg. 5 and 0 volts, respectively for TTL)
- Inputs will draw no current from whatever drives them, and outputs can supply as much current as necessary for whatever follows.
- Any change of an input will immediately be reflected on the output.

Real logic gates

Real logic gates

In practice, these rules do not hold.

Real logic gates

In practice, these rules do not hold.

A *real* logic gate operates under the following restrictions:

- Input voltages will not always be at ideal values

- Input voltages will not always be at ideal values
a *range* of input values must be considered *high*

- Input voltages will not always be at ideal values
a *range* of input values must be considered *high*
another range of input values must be considered *low*.

- Input voltages will not always be at ideal values
a *range* of input values must be considered *high*
another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values

- Input voltages will not always be at ideal values
a *range* of input values must be considered *high*
another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values
a *range* of output voltages should be considered as *high*

- Input voltages will not always be at ideal values
a *range* of input values must be considered *high*
another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values
a *range* of output voltages should be considered as *high*
another *range* of output voltages should be considered *low*.

- Input voltages will not always be at ideal values
a *range* of input values must be considered *high*
another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values
a *range* of output voltages should be considered as *high*
another *range* of output voltages should be considered *low*.
- Changes made at the inputs will take a finite amount of time
to be reflected on the outputs.

- Input voltages will not always be at ideal values
a *range* of input values must be considered *high*
another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values
a *range* of output voltages should be considered as *high*
another *range* of output voltages should be considered *low*.
- Changes made at the inputs will take a finite amount of time to be reflected on the outputs.
- Inputs must draw a small but finite amount of current from whatever is driving them in order that they will be recognized.


- Input voltages will not always be at ideal values
a *range* of input values must be considered *high*
another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values
a *range* of output voltages should be considered as *high*
another *range* of output voltages should be considered *low*.
- Changes made at the inputs will take a finite amount of time to be reflected on the outputs.
- Inputs must draw a small but finite amount of current from whatever is driving them in order that they will be recognized.
- Outputs have a limited current capacity for maintaining the output voltage at the desired level.

Real logic gates

Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families

Reading Data sheets


Real logic gates



Ideal logic gates
Real logic gates
Logic families


Reading Data sheets

Real logic gates




More detail


More detail




More detail



More detail



More detail



More detail



More detail



Reading Data sheets

Reading Data sheets

The actual limits on voltage, current, timing, etc. will be given in manufacturer's **data sheets**.

Reading Data sheets

The actual limits on voltage, current, timing, etc. will be given in manufacturer's **data sheets**.

Different manufacturers arrange their data sheets differently, and use different names.

Logic families

Logic families

- The real limitations on *voltages*, *timing*, and *currents* depend on the *logic family* involved.

Logic families

- The real limitations on *voltages*, *timing*, and *currents* depend on the *logic family* involved.

Note that usually comparing “real” to “ideal” values involves seeing how close one number, (the “real” value) is to another (the “ideal” value).

Logic families

- The real limitations on *voltages*, *timing*, and *currents* depend on the *logic family* involved.

Note that usually comparing “real” to “ideal” values involves seeing how close one number, (the “real” value) is to another (the “ideal” value).

- *With digital logic chips, however, rather than having a single “ideal” value for a parameter, the manufacturers give **bounds** for it instead.*

Logic families

- The real limitations on *voltages*, *timing*, and *currents* depend on the *logic family* involved.

Note that usually comparing “real” to “ideal” values involves seeing how close one number, (the “real” value) is to another (the “ideal” value).

- *With digital logic chips, however, rather than having a single “ideal” value for a parameter, the manufacturers give **bounds** for it instead.*

*This is because these **specifications** are not values that should be matched, but rather they are values that should be considered as limits that one should achieve even in the “worst case” during real operation.*

- *For instance, if a family has a nominal input “high” voltage of 5 volts, then any voltage above some voltage will be considered “high”.*

- *For instance, if a family has a nominal input “high” voltage of 5 volts, then any voltage above some voltage will be considered “high”.*

If an actual gate accepts a slightly lower voltage as a high, then that is not surprising and in fact is desirable.

Note that for some parameters the specifications will give an *upper* bound while for some they will give a *lower* bound.

Note that for some parameters the specifications will give an *upper* bound while for some they will give a *lower* bound. Which one is given will make sense if you understand what each parameter means.

Supply voltage Designations

Supply voltage Designations

- The supply voltages for various families have names which are based on the type of transistors used in their construction.

Supply voltage Designations

- The supply voltages for various families have names which are based on the type of transistors used in their construction. For instance, TTL gates are made with **bipolar** transistors, which have a **collector** and an **emitter**, the supply voltages are V_{CC} and GROUND is occasionally given as V_{EE} .

Supply voltage Designations

- The supply voltages for various families have names which are based on the type of transistors used in their construction. For instance, TTL gates are made with **bipolar** transistors, which have a **collector** and an **emitter**, the supply voltages are V_{CC} and GROUND is occasionally given as V_{EE} .
- On the other hand, CMOS gates are built with **field-effect** transistors which have a **drain** and a **source**, the supply voltages are V_{DD} and V_{SS} .

TTL Voltage Limits

TTL Voltage Limits

While the *ideal* voltage in TTL circuits are 0 (logic 0) and +5 volts (logic 1), the typical, or observed, voltages are different in practice.

TTL Voltage Limits

While the *ideal* voltage in TTL circuits are 0 (logic 0) and +5 volts (logic 1), the typical, or observed, voltages are different in practice. It is important to know what **tolerances** must be observed in order to guarantee the correct operation of a digital circuit.

TTL Voltage Limits

While the *ideal* voltage in TTL circuits are 0 (logic 0) and +5 volts (logic 1), the typical, or observed, voltages are different in practice. It is important to know what **tolerances** must be observed in order to guarantee the correct operation of a digital circuit.

Four particular quantities are of interest in specifying the tolerance:

- $V_{IH_{min}}$

- $V_{IH_{min}}$
the *minimum* input voltage which will be accepted as a logic 1.

- $V_{IH_{min}}$
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$

- $V_{IH_{min}}$
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$
the *maximum* input voltage which will be accepted as a logic 0.

- $V_{IH_{min}}$
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$
the *maximum* input voltage which will be accepted as a logic 0.
- $V_{OH_{min}}$

- $V_{IH_{min}}$
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$
the *maximum* input voltage which will be accepted as a logic 0.
- $V_{OH_{min}}$
the *minimum* output voltage representing a logic 1 state.

- $V_{IH_{min}}$
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$
the *maximum* input voltage which will be accepted as a logic 0.
- $V_{OH_{min}}$
the *minimum* output voltage representing a logic 1 state.
- $V_{OL_{max}}$

- $V_{IH_{min}}$
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$
the *maximum* input voltage which will be accepted as a logic 0.
- $V_{OH_{min}}$
the *minimum* output voltage representing a logic 1 state.
- $V_{OL_{max}}$
the *maximum* output voltage representing a logic 0 state.

For the 3 logic families to be studied, the *specified* values of these parameters are given in the following table.

For the 3 logic families to be studied, the *specified* values of these parameters are given in the following table. In other words, real gates should perform *at least as well* as the values listed.

Family	$V_{IH_{min}}$	$V_{IL_{max}}$	$V_{OH_{min}}$	$V_{OL_{max}}$
TTL	2.0	0.8	2.4	0.4
LSTTL	2.0	0.8	2.7	0.5
HC(CMOS)	$0.75V_{DD}$	$0.25V_{DD}$	$V_{DD} - 0.1$	$V_{SS} + 0.1$
$V_{DD}=4.5V$	3.15	1.35	4.4	0.1

What the above information means is that, (for instance), if both *inputs* to a 7400 TTL NAND gate are at greater than or equal to 2.4 volts, they will be considered “high”, and so the *output* should be “low”,

What the above information means is that, (for instance), if both *inputs* to a 7400 TTL NAND gate are at greater than or equal to 2.4 volts, they will be considered “high”, and so the *output* should be “low”, i.e. at a voltage less than or equal to 0.4 volts.

Ideal logic gates
Real logic gates
Logic families

Voltage Limits


Noise Immunity

3.3V Logic

3.3V outputs into 5V inputs

5V tolerant inputs

5V INTolerant inputs



TTL



$V_{OL_{max}}$

Anything below here is a valid LOW *output*

TTL



$V_{IL_{max}}$



Anything below here is a valid LOW *input*

TTL



$V_{IH_{min}}$



Anything above here is a valid HIGH *input*

TTL



$V_{OH_{min}}$



Anything above here is a valid HIGH *output*

TTL




$V_{OH_{min}}$

Anything above here is a valid HIGH *output*

$V_{OL_{max}}$

Anything below here is a valid LOW *output*

TTL



$V_{IH_{min}}$


$V_{IL_{max}}$



Anything above here is a valid HIGH *input*

Anything below here is a valid LOW *input*

TTL



HC (CMOS)

HC (CMOS) logic

HC (CMOS) logic

Note: For HC (CMOS) logic V_{DD} can be as low as 2V and as high as 6V.

Ideal logic gates
Real logic gates
Logic families

Voltage Limits

Noise Immunity

3.3V Logic

3.3V outputs into 5V inputs

5V tolerant inputs

5V INtolerant inputs

Noise immunity

Noise immunity

- For each logic family, you should notice that the *output* voltage limits are more stringent than the *input* voltage limits.

Noise immunity

- For each logic family, you should notice that the *output* voltage limits are more stringent than the *input* voltage limits. This is to provide **noise immunity** to the devices.

Noise immunity


- For each logic family, you should notice that the *output* voltage limits are more stringent than the *input* voltage limits. This is to provide **noise immunity** to the devices.
In other words, if a bit of noise (i.e. voltage fluctuation) were added to the output of one gate, it should not affect a gate which follows this one.

Noise immunity


- For each logic family, you should notice that the *output* voltage limits are more stringent than the *input* voltage limits. This is to provide **noise immunity** to the devices.
In other words, if a bit of noise (i.e. voltage fluctuation) were added to the output of one gate, it should not affect a gate which follows this one.
- Imagine what would happen if the limits were the same.

Ideal logic gates
Real logic gates
Logic families

Voltage Limits
Noise Immunity
3.3V Logic
3.3V outputs into 5V inputs
5V tolerant inputs
5V INTolerant inputs



TTL



$V_{OH_{min}}$

$V_{IH_{min}}$

$V_{IL_{max}}$

$V_{OL_{max}}$

Output here will still be seen as HIGH

TTL



$V_{OH_{min}}$

$V_{IH_{min}}$

$V_{IL_{max}}$


$V_{OL_{max}}$

Output here will still be seen as LOW


TTL

Ideal logic gates
Real logic gates
Logic families

Voltage Limits
Noise Immunity
3.3V Logic
3.3V outputs into 5V inputs
5V tolerant inputs
5V INTolerant inputs




CMOS



Output here will still be seen as HIGH

HC (CMOS)



HC (CMOS)


Output here will still be seen as LOW

Ideal logic gates
Real logic gates
Logic families


Voltage Limits
Noise Immunity
3.3V Logic
3.3V outputs into 5V inputs
5V tolerant inputs
5V INtolerant inputs



Consider one gate feeding into another.




If a signal gets *noise* added to it, the voltage will fluctuate up and down.



A certain amount of noise will still leave the resulting signal within the *input* limits of the second gate.

Ideal logic gates
Real logic gates
Logic families

Voltage Limits
Noise Immunity
3.3V Logic
3.3V outputs into 5V inputs
5V tolerant inputs
5V INtolerant inputs



The difference between the output and input limits is the **noise immunity**.

3.3V Logic

3.3V outputs into 5V inputs
5V tolerant inputs
5V INtolerant inputs

3.3V Logic

3.3V Logic

- As devices are getting smaller, and aiming for lower power, many are running on voltages lower than 5V. One common voltage for many devices, including internal circuitry on the Raspberry Pi, is 3.3V.

3.3V Logic

- As devices are getting smaller, and aiming for lower power, many are running on voltages lower than 5V. One common voltage for many devices, including internal circuitry on the Raspberry Pi, is 3.3V.
- The input and output limits are similar to standard TTL.


3.3V Logic

- As devices are getting smaller, and aiming for lower power, many are running on voltages lower than 5V. One common voltage for many devices, including internal circuitry on the Raspberry Pi, is 3.3V.
- The input and output limits are similar to standard TTL.

Note: Even though the voltage limits are similar to 5V TTL, voltages above 3.3V may damage the device, so you can't directly connect to 5V logic.

3.3V Logic

3.3V outputs into 5V inputs
5V tolerant inputs
5V INTolerant inputs



3.3V outputs into 5V inputs

3.3V outputs into 5V inputs

- Because of the voltage limits of 3.3V and 5V logic, devices with 3.3V outputs will usually be OK feeding into 5V devices.

3.3V outputs into 5V inputs

- Because of the voltage limits of 3.3V and 5V logic, devices with 3.3V outputs will usually be OK feeding into 5V devices.

Note: As long as no signals go into the 3.3V logic from the 5V logic, 3.3V and 5V logic devices can usually be connected directly.

5V tolerant inputs

5V tolerant inputs

- Some devices which run on 3.3V supplies will still have inputs which are **5V tolerant**.

5V tolerant inputs

- Some devices which run on 3.3V supplies will still have inputs which are **5V tolerant**.
- This means that 5V voltages on the inputs won't damage the device.

5V tolerant inputs

- Some devices which run on 3.3V supplies will still have inputs which are **5V tolerant**.
- This means that 5V voltages on the inputs won't damage the device.

Note: Most devices which run on 3.3V supplies are *not* 5V tolerant.

5V INtolerant inputs

5V INTolerant inputs

- For 3.3V devices with inputs which are *not* 5V tolerant, a *voltage divider* can be used.

5V INTolerant inputs

- For 3.3V devices with inputs which are *not* 5V tolerant, a *voltage divider* can be used.
- Since $3.3 = \frac{2}{3}(5)$, a resistor ratio of 1:2 should work.

5V INTolerant inputs

- For 3.3V devices with inputs which are *not* 5V tolerant, a *voltage divider* can be used.
- Since $3.3 = \frac{2}{3}(5)$, a resistor ratio of 1:2 should work.

Note: Current limits must be observed; typical resistor values are 1k Ω and 2k Ω .

