

# Electronics

## Logic Gates: Measuring Voltage Limits

Terry Sturtevant

Wilfrid Laurier University

November 20, 2014

- Input voltages will not always be at ideal values

- Input voltages will not always be at ideal values  
a *range* of input values must be considered *high*

- Input voltages will not always be at ideal values  
a *range* of input values must be considered *high*  
another range of input values must be considered *low*.

- Input voltages will not always be at ideal values  
a *range* of input values must be considered *high*  
another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values

- Input voltages will not always be at ideal values  
a *range* of input values must be considered *high*  
another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values  
a *range* of output voltages should be considered as *high*

- Input voltages will not always be at ideal values  
a *range* of input values must be considered *high*  
another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values  
a *range* of output voltages should be considered as *high*  
another *range* of output voltages should be considered *low*.

- $V_{IH_{min}}$



- $V_{IH_{min}}$   
the *minimum* input voltage which will be accepted as a logic 1.

- $V_{IH_{min}}$   
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$

- $V_{IH_{min}}$   
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$   
the *maximum* input voltage which will be accepted as a logic 0.

- $V_{IH_{min}}$   
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$   
the *maximum* input voltage which will be accepted as a logic 0.
- $V_{OH_{min}}$

- $V_{IH_{min}}$   
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$   
the *maximum* input voltage which will be accepted as a logic 0.
- $V_{OH_{min}}$   
the *minimum* output voltage representing a logic 1 state.

- $V_{IH_{min}}$   
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$   
the *maximum* input voltage which will be accepted as a logic 0.
- $V_{OH_{min}}$   
the *minimum* output voltage representing a logic 1 state.
- $V_{OL_{max}}$

- $V_{IH_{min}}$   
the *minimum* input voltage which will be accepted as a logic 1.
- $V_{IL_{max}}$   
the *maximum* input voltage which will be accepted as a logic 0.
- $V_{OH_{min}}$   
the *minimum* output voltage representing a logic 1 state.
- $V_{OL_{max}}$   
the *maximum* output voltage representing a logic 0 state.

# Reading Data sheets



# Reading Data sheets

The actual limits on voltage, current, timing, etc. will be given in manufacturer's **data sheets**.

# Reading Data sheets

The actual limits on voltage, current, timing, etc. will be given in manufacturer's **data sheets**.

Different manufacturers arrange their data sheets differently, and use different names.

# Supply voltage Designations

# Supply voltage Designations

- The supply voltages for various families have names which are based on the type of transistors used in their construction.

# Supply voltage Designations

- The supply voltages for various families have names which are based on the type of transistors used in their construction. For instance, TTL gates are made with **bipolar** transistors, which have a **collector** and an **emitter**, the supply voltages are  $V_{CC}$  and GROUND is occasionally given as  $V_{EE}$ .

# Supply voltage Designations


- The supply voltages for various families have names which are based on the type of transistors used in their construction. For instance, TTL gates are made with **bipolar** transistors, which have a **collector** and an **emitter**, the supply voltages are  $V_{CC}$  and GROUND is occasionally given as  $V_{EE}$ .
- On the other hand, CMOS gates are built with **field-effect** transistors which have a **drain** and a **source**, the supply voltages are  $V_{DD}$  and  $V_{SS}$ .

# Measuring voltage limits

# Measuring voltage limits

In order to measure the voltage limits, you can connect up the circuit as in the following figure.







Using a sine wave input with the oscilloscope operating in the X–Y mode, a trace similar to the one shown in the following figure should be obtained.


Using a sine wave input with the oscilloscope operating in the X–Y mode, a trace similar to the one shown in the following figure should be obtained.


(The output shown is for an LSTTL *inverting* gate.)







$V_{in}$




























This is called the **transfer characteristic** of the gate.

This is called the **transfer characteristic** of the gate.  
Note that the input voltage,  $V_{in}$ , is on the X axis and the output voltage,  $V_{out}$ , on the Y axis.







CMOS will look slightly different.

# Measuring Output Voltage Limits

# Measuring Output Voltage Limits

- The output voltage produced by an input voltage of the specified value of  $V_{IL_{max}}$  would be the *measured* value of  $V_{OH_{min}}$ .

# Measuring Output Voltage Limits

- The output voltage produced by an input voltage of the specified value of  $V_{IL_{max}}$  would be the *measured* value of  $V_{OH_{min}}$ .
- The output voltage is produced by an input voltage of the specified value of  $V_{IH_{min}}$  would be the *measured* value of  $V_{OL_{max}}$ .

# Measuring Output Voltage Limits

- The output voltage produced by an input voltage of the specified value of  $V_{IL_{max}}$  would be the *measured* value of  $V_{OH_{min}}$ .
- The output voltage is produced by an input voltage of the specified value of  $V_{IH_{min}}$  would be the *measured* value of  $V_{OL_{max}}$ .