# Electronics Logic Gate Characteristics: Voltage and Time

Terry Sturtevant

Wilfrid Laurier University

August 16, 2013

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

イロト イヨト イヨト

SQR

э

#### Ideal logic gates

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

E

#### Ideal logic gates

• In PC/CP120, logic gates are treated as "ideal" devices.

・ロト ・四ト ・ヨト ・ヨト

SQR

э

#### Ideal logic gates

In PC/CP120, logic gates are treated as "ideal" devices.
 As well, only one or perhaps two logic families were discussed.

イロト イボト イヨト イヨト

DQ P

#### Ideal logic gates

- In PC/CP120, logic gates are treated as "ideal" devices.
   As well, only one or perhaps two logic families were discussed.
- Now the real (i.e. non-ideal) operating characteristics of different logic families will be studied.

イロト イヨト イヨト

DQ P

#### Ideal logic gates

- In PC/CP120, logic gates are treated as "ideal" devices.
   As well, only one or perhaps two logic families were discussed.
- Now the real (i.e. non-ideal) operating characteristics of different logic families will be studied.
- The operation of an *ideal* logic gate can be summarized by the following rules:

イロト イヨト イヨト

• Input and output voltages will be at either the *high* or the *low* value specified for that family; (eg. 5 and 0 volts, respectively for TTL)

イロト イヨト イヨト

SQA

- Input and output voltages will be at either the *high* or the *low* value specified for that family; (eg. 5 and 0 volts, respectively for TTL)
- Inputs will draw no current from whatever drives them, and outputs can supply as much current as necessary for whatever follows.

イロト イポト イヨト イヨト

SOR

- Input and output voltages will be at either the *high* or the *low* value specified for that family; (eg. 5 and 0 volts, respectively for TTL)
- Inputs will draw no current from whatever drives them, and outputs can supply as much current as necessary for whatever follows.
- Any change of an input will immediately be reflected on the output.

イロト イヨト イヨト

SOR

Reading Data sheets

### Real logic gates

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

・ロト ・日ト ・日ト ・日ト

E

Reading Data sheets

#### Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

#### Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

# Real logic gates



Terry Sturtevant

Electronics Logic Gate Characteristics: Voltage and Time

990

Reading Data sheets

#### More detail

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

E

Reading Data sheets

#### More detail



Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

E

Reading Data sheets

#### More detail



Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

E

Reading Data sheets

#### More detail



Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

E

Reading Data sheets

### Real logic gates

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

・ロト ・日ト ・日ト ・日ト

E

Reading Data sheets

#### Real logic gates

In practice, these rules do not hold.

ヘロト 人間 ト 人臣 ト 人臣 ト

990

э

Reading Data sheets

#### Real logic gates

In practice, these rules do not hold.

A real logic gate operates under the following restrictions:

ヘロト 人間 ト 人臣 ト 人臣 ト

SQA

Reading Data sheets

• Input voltages will not always be at ideal values

ヘロト ヘロト ヘビト ヘビト

E • ∩ < (~



• Input voltages will not always be at ideal values a *range* of input values must be considered *high* 

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

イロト イポト イヨト イヨト

SQR



Input voltages will not always be at ideal values

 *range* of input values must be considered *high* another range of input values must be considered *low*.

イロト イポト イヨト イヨト

SQR



- Input voltages will not always be at ideal values

   *range* of input values must be considered *high* another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values

イロト イボト イヨト イヨト

DQ P



- Input voltages will not always be at ideal values a *range* of input values must be considered *high* another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values a *range* of output voltages should be considered as *high*

・ロト ・ 一下・ ・ ヨト・

DQ P


- Input voltages will not always be at ideal values

   *range* of input values must be considered *high* another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values a range of output voltages should be considered as high another range of output voltages should be considered low.

- Input voltages will not always be at ideal values a *range* of input values must be considered *high* another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values a *range* of output voltages should be considered as *high* another *range* of output voltages should be considered *low*.
- Changes made at the inputs will take a finite amount of time to be reflected on the outputs.

- Input voltages will not always be at ideal values a *range* of input values must be considered *high* another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values a *range* of output voltages should be considered as *high* another *range* of output voltages should be considered *low*.
- Changes made at the inputs will take a finite amount of time to be reflected on the outputs.
- Inputs must draw a small but finite amount of current from whatever is driving them in order that they will be recognized.

SOR

- Input voltages will not always be at ideal values a *range* of input values must be considered *high* another range of input values must be considered *low*.
- Similarly output voltages will not always be at ideal values a *range* of output voltages should be considered as *high* another *range* of output voltages should be considered *low*.
- Changes made at the inputs will take a finite amount of time to be reflected on the outputs.
- Inputs must draw a small but finite amount of current from whatever is driving them in order that they will be recognized.
- Outputs have a limited current capacity for maintaining the output voltage at the desired level.

-

SQA

Reading Data sheets

#### Reading Data sheets

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

◆□▶ ◆□▶ ◆注▶ ◆注▶

3

990

Reading Data sheets

### Reading Data sheets

The actual limits on voltage, current, timing, etc. will be given in manufacturer's **data sheets**.

イロト イヨト イヨト

SQC

э

Reading Data sheets

### Reading Data sheets

The actual limits on voltage, current, timing, etc. will be given in manufacturer's **data sheets**.

Different manufacturers arrange their data sheets differently, and use different names.

イロト イヨト イヨト

SQA

### Logic families

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

E

990

### Logic families

• The real limitations on *voltages, timing,* and *currents* depend on the *logic family* involved.

イロト イヨト イヨト

SQC

э

## Logic families

• The real limitations on *voltages, timing,* and *currents* depend on the *logic family* involved.

Note that usually comparing "real" to "ideal" values involves seeing how close one number, (the "real" value) is to another (the "ideal" value).

イロト イボト イヨト イヨト

DQ P

# Logic families

• The real limitations on *voltages, timing,* and *currents* depend on the *logic family* involved.

Note that usually comparing "real" to "ideal" values involves seeing how close one number, (the "real" value) is to another (the "ideal" value).

• With digital logic chips, however, rather than having a single "ideal" value for a parameter, the manufacturers give **bounds** for it instead.

イロト イヨト イヨト

# Logic families

• The real limitations on *voltages, timing,* and *currents* depend on the *logic family* involved.

Note that usually comparing "real" to "ideal" values involves seeing how close one number, (the "real" value) is to another (the "ideal" value).

• With digital logic chips, however, rather than having a single "ideal" value for a parameter, the manufacturers give **bounds** for it instead.

This is because these **specifications** are not values that should be matched, but rather they are values that should be considered as limits that one should achieve even in the "worst case" during real operation.

イロト イポト イヨト イヨト

DQ P

• For instance, if a family has a nominal input "high" voltage of 5 volts, then any voltage above some voltage will be considered "high".

イロト イヨト イヨト

SQC

1

• For instance, if a family has a nominal input "high" voltage of 5 volts, then any voltage above some voltage will be considered "high".

If an actual gate accepts a slightly lower voltage as a high, then that is not surprising and in fact is desirable.

イロト イポト イヨト イヨト

SQA

# Note that for some parameters the specifications will give an *upper* bound while for some they will give a *lower* bound.

イロト イヨト イヨト

= nar

Note that for some parameters the specifications will give an *upper* bound while for some they will give a *lower* bound. Which one is given will make sense if you understand what each parameter means.

イロト イボト イヨト イヨト

= na(~

Voltage Limits Timing Limits

### TTL Voltage Limits

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

◆□▶ ◆□▶ ◆□▶ ◆□▶

E

990

Voltage Limits Timing Limits

### **TTL Voltage Limits**

While the *ideal* voltage in TTL circuits are 0 (logic 0) and +5 volts (logic 1), the typical, or observed, voltages are different in practice.

イロト イボト イヨト イヨト

DQ P

Voltage Limits Timing Limits

### **TTL Voltage Limits**

While the *ideal* voltage in TTL circuits are 0 (logic 0) and +5 volts (logic 1), the typical, or observed, voltages are different in practice. It is important to know what **tolerances** must be observed in order to guarantee the correct operation of a digital circuit.

イロト イボト イヨト イヨト

Voltage Limits Timing Limits

### **TTL Voltage Limits**

While the *ideal* voltage in TTL circuits are 0 (logic 0) and +5 volts (logic 1), the typical, or observed, voltages are different in practice. It is important to know what **tolerances** must be observed in order to guarantee the correct operation of a digital circuit. Four particular quantities are of interest in specifying the tolerance:

< ロ > < 同 > < 回 > < 回 > < 回 > <

Voltage Limits Timing Limits



Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

◆□ ▶ ◆□ ▶ ◆三 ▶ ◆三 ▶ ● ○ ● ● ●

Voltage Limits Timing Limits

### $\bullet \ V_{IH_{\min}}$

# the *minimum* input voltage which will be accepted as a logic 1.

イロト イヨト イヨト

= nar

### $\bullet \ V_{IH_{\min}}$

the *minimum* input voltage which will be accepted as a logic 1.

 $\bullet \ V_{IL_{max}}$ 

イロト イヨト イヨト

= nar

### $\bullet \ V_{IH_{\min}}$

the *minimum* input voltage which will be accepted as a logic 1.

 $\bullet \ V_{IL_{\max}}$ 

# the maximum input voltage which will be accepted as a logic 0.

・ロト ・ 戸 ト ・ ヨ ト ・ ヨ ト ・

SQC

1

### $\bullet \ V_{IH_{\min}}$

the *minimum* input voltage which will be accepted as a logic 1.

 $\bullet \ V_{IL_{\max}}$ 

the maximum input voltage which will be accepted as a logic 0.

 $\bullet \ V_{OH_{min}}$ 

イロト イヨト イヨト

SQC

-

### $\bullet \ V_{IH_{\min}}$

the *minimum* input voltage which will be accepted as a logic 1.

 $\bullet \ V_{IL_{\max}}$ 

the *maximum* input voltage which will be accepted as a logic 0.

 $\bullet \ V_{OH_{min}}$ 

the *minimum* output voltage representing a logic 1 state.

イロト イヨト イヨト

SQA

## • $V_{IH_{min}}$

the *minimum* input voltage which will be accepted as a logic 1.

 $\bullet \ V_{IL_{\max}}$ 

the *maximum* input voltage which will be accepted as a logic 0.

 $\bullet \ V_{OH_{min}}$ 

the *minimum* output voltage representing a logic 1 state.

 $\bullet \ V_{OL_{max}}$ 

イロト イヨト イヨト

SQA

## • $V_{IH_{min}}$

the *minimum* input voltage which will be accepted as a logic 1.

 $\bullet \ V_{IL_{\max}}$ 

the *maximum* input voltage which will be accepted as a logic 0.

 $\bullet \ V_{OH_{\min}}$ 

the *minimum* output voltage representing a logic 1 state.

 $\bullet \ V_{OL_{max}}$ 

the *maximum* output voltage representing a logic 0 state.

イロト イヨト イヨト

SOR

For the 3 logic families to be studied, the *specified* values of these parameters are given in the following table.

◆□▶ ◆□▶ ◆□▶ ◆□▶

Sac

э

For the 3 logic families to be studied, the *specified* values of these parameters are given in the following table. In other words, real gates should perform *at least as well* as the values listed.

Family	$V_{\rm IH_{min}}$	$\mathrm{V}_{\mathrm{IL}_{\mathrm{max}}}$	$V_{\rm OH_{min}}$	$V_{\mathrm{OL}_{\mathrm{max}}}$
TTL	2.0	0.8	2.4	0.4
LSTTL	2.0	0.8	2.7	0.5
CMOS	$0.7 V_{\rm DD}$	$0.3 \mathrm{V_{DD}}$	$0.99 \mathrm{V_{DD}}$	$0.01 \mathrm{V_{DD}}$
$V_{DD}=5V$	3.5	1.5	4.95	0.05

イロト イヨト イヨト

SQA

Voltage Limits Timing Limits



TTL

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ●

∃ <\0<</p>

Voltage Limits Timing Limits



CMOS

◆ロト ◆母 ト ◆臣 ト ◆臣 ト ○臣 - のへで

Voltage Limits Timing Limits

# CMOS logic

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

ヘロト ヘロト ヘビト ヘビト

1

990

Voltage Limits Timing Limits

# **CMOS** logic

# Note: For CMOS logic $V_{\rm DD}$ can be as low as 3.5V and as high as 15V.

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

Sac

э

Voltage Limits Timing Limits

### Supply voltage Designations

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

990

э

Voltage Limits Timing Limits

## Supply voltage Designations

• The supply voltages for various families have names which are based on the type of transistors used in their construction.

イロト イボト イヨト イヨト

DQ P
Voltage Limits Timing Limits

## Supply voltage Designations

• The supply voltages for various families have names which are based on the type of transistors used in their construction. For instance, TTL gates are made with **bipolar** transistors, which have a collector and an emitter, the supply voltages are  $V_{\rm CC}$  and GROUND is occasionally given as  $V_{\rm EE}$ .

イロト イヨト イヨト

Voltage Limits Timing Limits

## Supply voltage Designations

 The supply voltages for various families have names which are based on the type of transistors used in their construction.
 For instance, TTL gates are made with **bipolar** transistors, which have a collector and an emitter.

the supply voltages are  $V_{\rm CC}$  and GROUND is occasionally given as  $V_{\rm EE}.$ 

• On the other hand, CMOS gates are built with **field-effect** transistors which have a **d**rain and a **s**ource,

the supply voltages are  $V_{\rm DD}$  and  $V_{\rm SS}.$ 

イロト イヨト イヨト

SOR

Voltage Limits Timing Limits

What the above information means is that, (for instance), if both *inputs* to a 7400 TTL NAND gate are at greater than or equal to 2.4 volts, they will be considered "high", and so the *output* should be "low",

イロト イヨト イヨト

SQA

What the above information means is that, (for instance), if both *inputs* to a 7400 TTL NAND gate are at greater than or equal to 2.4 volts, they will be considered "high", and so the *output* should be "low", i.e. at a voltage less than or equal to 0.4 volts.

イロト イポト イヨト イヨト

SOR

Voltage Limits Timing Limits

#### Noise immunity

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

◆□▶ ◆□▶ ◆注▶ ◆注▶

E

Voltage Limits Timing Limits

### Noise immunity

• For each logic family, you should notice that the *output* voltage limits are more stringent than the *input* voltage limits.

イロト イボト イヨト イヨト

DQ P

Voltage Limits Timing Limits

### Noise immunity

• For each logic family, you should notice that the *output* voltage limits are more stringent than the *input* voltage limits. This is to provide **noise immunity** to the devices.

イロト イヨト イヨト

DQ P

Voltage Limits Timing Limits

### Noise immunity

For each logic family, you should notice that the *output* voltage limits are more stringent than the *input* voltage limits. This is to provide **noise immunity** to the devices.
 In other words, if a bit of noise (i.e. voltage fluctuation) were added to the output of one gate, it should not affect a gate which follows this one.

イロト イヨト イヨト

Voltage Limits Timing Limits

### Noise immunity

- For each logic family, you should notice that the *output* voltage limits are more stringent than the *input* voltage limits. This is to provide **noise immunity** to the devices.
  In other words, if a bit of noise (i.e. voltage fluctuation) were
  - In other words, if a bit of noise (i.e. voltage fluctuation) were added to the output of one gate, it should not affect a gate which follows this one.
- Imagine what would happen if the limits were the same.

イロト イヨト イヨト

Voltage Limits Timing Limits

### Measuring voltage limits

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

・ロト ・四ト ・ヨト ・ヨト

990

э

Voltage Limits Timing Limits

### Measuring voltage limits

In order to measure the voltage limits, you can connect up the circuit as in the following figure.

・ロト ・ 一下・ ・ ヨト・

SQA

Voltage Limits Timing Limits



・ロト ・回ト ・ヨト ・ヨト

₹ 9 Q (°

Using a sine wave input with the oscilloscope operating in the X-Y mode, a trace similar to the one shown in the following figure should be obtained.

イロト イヨト イヨト

Sac

-

Using a sine wave input with the oscilloscope operating in the X-Y mode, a trace similar to the one shown in the following figure should be obtained.

(The output shown is for an LSTTL *inverting* gate.)

イロト イヨト イヨト

SQA

Voltage Limits Timing Limits



・ロト ・回ト ・ヨト ・ヨト

₹ 9 Q (°





Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

1



Vin

▲□▶ ▲圖▶ ▲≣▶ ▲≣▶

E



E



Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

E

Voltage Limits Timing Limits



・ロト ・日ト ・モト・モート

E





・ロト ・日ト ・モト・モート

E

Voltage Limits Timing Limits

This is called the **transfer characteristic** of the gate.

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ●

∃ <\0<</p>

Voltage Limits Timing Limits

This is called the **transfer characteristic** of the gate. Note that the input voltage,  $V_{\rm in}$ , is on the X axis and the output voltage,  $V_{\rm out}$ , on the Y axis.

イロト イヨト イヨト

1

DQ P

Voltage Limits Timing Limits



▲日 > ▲ □ > ▲ □ > ▲ □ >

₹ 9 Q (°

Voltage Limits Timing Limits



CMOS will look slightly different.

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

E

Voltage Limits Timing Limits

### Measuring Output Voltage Limits

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

・ロト ・四ト ・ヨト ・ヨト

990

э

## Measuring Output Voltage Limits

• The output voltage produced by an input voltage of the specified value of  $V_{\rm IL_{max}}$  would be the measured value of  $V_{\rm OH_{min}}.$ 

イロト イポト イヨト イヨト

DQ P

# Measuring Output Voltage Limits

- The output voltage produced by an input voltage of the specified value of  $V_{\rm IL_{max}}$  would be the measured value of  $V_{\rm OH_{min}}.$
- The output voltage is produced by an input voltage of the specified value of  $V_{\rm IH_{min}}$  would be the *measured* value of  $V_{\rm OL_{max}}.$

イロト イヨト イヨト

SOR

# Measuring Output Voltage Limits

- The output voltage produced by an input voltage of the specified value of  $V_{\rm IL_{max}}$  would be the measured value of  $V_{\rm OH_{min}}.$
- The output voltage is produced by an input voltage of the specified value of  $V_{\rm IH_{min}}$  would be the *measured* value of  $V_{\rm OL_{max}}.$

イロト イヨト イヨト

SOR

Voltage Limits Timing Limits



Here's a very simple circuit; a single inverter.

<ロト < 部 ト < 注 ト < 注</p>

nar





This is what you *expect* the output to look like...

イロト イボト イヨト イヨト

Sac

э





This is what the output *actually* looks like.

イロト イボト イヨト イヨト

Sac

э



Note the output is shifted right due to the **propagation delay** of the gate.

イロト イボト イヨト イヨト

DQ P





Zoomed in, the delay is around 10 nS.

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

990

э





Here the output is going from LOW to HIGH.

< ロ > < 回 > < 回 > < 回 > < 回 >

990

ŀ





Here the output is going from HIGH to LOW.

< D > < B > < E > < E >

990

ŀ




In general, the two delays needn't be the same.

< ロ > < 回 > < 回 > < 回 > < 回 >

990

ŀ

Voltage Limits Timing Limits

### **Timing Limits**

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

・ロト ・回ト ・ヨト ・ヨト

1

990

Voltage Limits Timing Limits

# **Timing Limits**

Ideally changes to the inputs of a gate would be reflected at the output immediately, but in reality there is a slight delay.

イロト イボト イヨト イヨト

DQ P

Voltage Limits Timing Limits

# **Timing Limits**

Ideally changes to the inputs of a gate would be reflected at the output immediately, but in reality there is a slight delay. In general, the delay may be different depending on whether the gate's output is going from low to high or from high to low.

イロト イポト イヨト イヨト

Voltage Limits Timing Limits

# **Timing Limits**

Ideally changes to the inputs of a gate would be reflected at the output immediately, but in reality there is a slight delay. In general, the delay may be different depending on whether the gate's output is going from low to high or from high to low. Furthermore, the transitions themselves are not instantaneous, so they are defined as being at the 50% point of the voltage transitions.

イロト イヨト イヨト

SOR

Voltage Limits Timing Limits

# **Timing Limits**

Ideally changes to the inputs of a gate would be reflected at the output immediately, but in reality there is a slight delay. In general, the delay may be different depending on whether the gate's output is going from low to high or from high to low. Furthermore, the transitions themselves are not instantaneous, so they are defined as being at the 50% point of the voltage transitions.

Thus there are two quantities of interest:

SOR

#### $\bullet \ t_{\rm PLH}$

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

◆□ ▶ ◆□ ▶ ◆三 ▶ ◆三 ▶ ● □ ● ● ●

Voltage Limits Timing Limits

#### $\bullet \ t_{\rm PLH}$

the time interval between the change of an input and the resulting change in output, when the *output* must change from low to high.

イロト イポト イヨト イヨト

Sac

Э

### • t<sub>PLH</sub>

the time interval between the change of an input and the resulting change in output, when the *output* must change from low to high.

•  $t_{\rm PHL}$ 

イロト イヨト イヨト

Sac

3

### • t<sub>PLH</sub>

the time interval between the change of an input and the resulting change in output, when the *output* must change from low to high.

#### • $t_{\rm PHL}$

the time interval between the change of an input and the resulting change in output, when the *output* must change from high to low.

イロト イヨト イヨト

SQA

### • t<sub>PLH</sub>

the time interval between the change of an input and the resulting change in output, when the *output* must change from low to high.

#### • $t_{\rm PHL}$

the time interval between the change of an input and the resulting change in output, when the *output* must change from high to low.

イロト イヨト イヨト

SQA

### • t<sub>PLH</sub>

the time interval between the change of an input and the resulting change in output, when the *output* must change from low to high.

•  $t_{\rm PHL}$ 

the time interval between the change of an input and the resulting change in output, when the *output* must change from high to low.

Note that in both cases above, the direction of the *input* transition is immaterial.

イロト イヨト イヨト

SOR

Voltage Limits Timing Limits

# Measuring timing limits

Terry Sturtevant Electronics Logic Gate Characteristics: Voltage and Time

▲ロト ▲圖ト ▲屋ト ▲屋ト

990

Э

Voltage Limits Timing Limits

### Measuring timing limits

In order to measure timing limits, you can wire up the circuit as in the following figure and use the oscilloscope to measure  $V_{\rm in}$  and  $V_{\rm out}.$ 

イロト イヨト イヨト

DQ P

Voltage Limits Timing Limits



<ロト < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

1

990

Voltage Limits Timing Limits

If necessary use a **Schmitt Trigger** on the clock to provide good square wave pulses.

イロト イヨト イヨト

Sac

3

If necessary use a **Schmitt Trigger** on the clock to provide good square wave pulses.

(A Schmitt Trigger is a logic gate which uses hysteresis to sharpen the edges of smeared-out pulses and to remove noise.)

イロト イヨト イヨト

SQA

If necessary use a **Schmitt Trigger** on the clock to provide good square wave pulses.

(A Schmitt Trigger is a logic gate which uses hysteresis to sharpen the edges of smeared-out pulses and to remove noise.) Use a chain of gates (n = 8) as shown to determine the propagation delay  $\rm t_p$  of a given family.

イロト イヨト イヨト

If necessary use a **Schmitt Trigger** on the clock to provide good square wave pulses.

(A Schmitt Trigger is a logic gate which uses hysteresis to sharpen the edges of smeared-out pulses and to remove noise.) Use a chain of gates (n = 8) as shown to determine the propagation delay  $\rm t_p$  of a given family. Why can we not measure both  $\rm t_{PHL}$  and  $\rm t_{PLH}$  from the circuit shown?

イロト イヨト イヨト

SOR

In order to obtain a good measurement of the delay time, a frequency of operation should be chosen sufficiently high so that the total delay in the chain  $(\rm nt_p)$  is comparable to the period of the input clock.

イロト イヨト イヨト

SQA

In order to obtain a good measurement of the delay time, a frequency of operation should be chosen sufficiently high so that the total delay in the chain  $(\rm nt_p)$  is comparable to the period of the input clock.

The propagation delay of a CMOS gate is not only a function of the load capacitance but also the supply voltage  $\rm V_{\rm DD}.$ 

イロト イポト イヨト イヨト