Load .vec file
Compile project
Processing - simulator tool
Choose "functional" (493x501)
-Generate netlist
Start
Report
   ----to check logic----

Compile project
Choose "timing"
Start 
Report
   ----to see glitches----
license2 (504x240)
license_search (699x604)
license_found (697x604)