CP316 Serial Communication-SPI

Terry Sturtevant

Wilfrid Laurier University


November 8, 2017


Serial Peripheral Interface

- Serial Peripheral Interface
- Master/slave communication

- Serial Peripheral Interface
- Master/slave communication
- Uses 3 signals (and Ground),
 MISO, MOSI, SCLK
 and chip selects for each slave device

- Serial Peripheral Interface
- Master/slave communication
- Uses 3 signals (and Ground),
 MISO, MOSI, SCLK
 and chip selects for each slave device
- Synchronous, so master controls clock rate





SPI transfers can happen in both directions simultaneously.

QwikFlash modules

QwikFlash modules ramifications???

QwikFlash modules ramifications??? interrupts; transmit and receive

QwikFlash modules ramifications??? interrupts; transmit and receive

 \rightarrow Sections 6.4.5 to 6.4.7

QwikFlash modules ramifications??? interrupts; transmit and receive

- \rightarrow Sections 6.4.5 to 6.4.7
- \rightarrow Section 8.2

Master Synchronous Serial Port (MSSP) module

Master Synchronous Serial Port (MSSP) module

2 modes; **SPI** and I^2C

Master Synchronous Serial Port (MSSP) module

2 modes; $\mbox{\bf SPI}$ and I^2C

 \rightarrow Section 15.0 -15.2

3 wires +chip select, master-slave

3 wires +chip select, master-slave overview

 $\\ 3 \ \text{wires} \ + \text{chip select, master-slave} \\ \text{overview}$

 \rightarrow Section 10.2

3 wires +chip select, master-slave overview

 \rightarrow Section 10.2

SPI registers

3 wires +chip select, master-slave overview

 \rightarrow Section 10.2

SPI registers

 \rightarrow Section 10.3.1

 $3 \ wires + {\sf chip} \ {\sf select}, \ {\sf master-slave}$

overview

 \rightarrow Section 10.2

SPI registers

 \rightarrow Section 10.3.1

operation

 $3 \ \text{wires} + \text{chip select, master-slave}$

overview

 \rightarrow Section 10.2

SPI registers

 \rightarrow Section 10.3.1

operation

 \rightarrow Sections 10.3.2 to 10.3.5

 $3 \ wires \ + chip \ select, \ master-slave$

overview

 \rightarrow Section 10.2

SPI registers

 \rightarrow Section 10.3.1

operation

- \rightarrow Sections 10.3.2 to 10.3.5
- \rightarrow Section 15.3

 $3 \ \text{wires} + \text{chip select, master-slave}$

overview

 \rightarrow Section 10.2

SPI registers

 \rightarrow Section 10.3.1

operation

- \rightarrow Sections 10.3.2 to 10.3.5
- \rightarrow Section 15.3

QwikFlash MAX522 DAC

3 wires (+ ground), one-to-many

```
3 wires (+ ground), one-to-many SCLK (from master)
```

```
3 wires (+ ground), one-to-many
SCLK (from master)
SDO (serial data out)
```

```
3 wires (+ ground), one-to-many
SCLK (from master)
SDO (serial data out)
SDI (serial data in)
```


```
3 wires (+ ground), one-to-many SCLK (from master) SDO (serial data out) SDI (serial data in) \overline{CS} for each device, generated by master
```


```
3 wires (+ ground), one-to-many SCLK (from master) SDO (serial data out) SDI (serial data in) \overline{CS} for each device, generated by master data transmission rate set by SCLK
```


```
3 wires (+ ground), one-to-many SCLK (from master) SDO (serial data out) SDI (serial data in) \overline{CS} for each device, generated by master data transmission rate set by SCLK packets are single characters
```

Qwikflash SPI connections


Qwikflash SPI connections







Bits in PIR1 register



Bits in PIR1 register - Note SSPIF







Bits in PIE1 register




Bits in PIE1 register - Note SSPIE





Bits in IPR1 register



Bits in IPR1 register - Note SSPIP

overview

overview reasons

overview reasons *NIB*

Serial Communication -SPI Serial Communication Bit-bashing Code

Code

PORT configuration

PORT configuration

 \rightarrow macro or subroutine?

PORT configuration

 \rightarrow macro or subroutine?

Initiallization

PORT configuration

 $\rightarrow \ \mathsf{macro} \ \mathsf{or} \ \mathsf{subroutine?}$

Initiallization

 \rightarrow macro or subroutine?

PORT configuration

 $\rightarrow \ \mathsf{macro} \ \mathsf{or} \ \mathsf{subroutine?}$

Initiallization

 \rightarrow macro or subroutine?

Write to device

PORT configuration

 $\rightarrow \ \mathsf{macro} \ \mathsf{or} \ \mathsf{subroutine?}$

Initiallization

 \rightarrow macro or subroutine?

Write to device

 \rightarrow macro or subroutine?

PORT configuration

 \rightarrow macro or subroutine?

Initiallization

 \rightarrow macro or subroutine?

Write to device

 \rightarrow macro or subroutine?

Read from device

PORT configuration

 \rightarrow macro or subroutine?

Initiallization

 \rightarrow macro or subroutine?

Write to device

 \rightarrow macro or subroutine?

Read from device

 \rightarrow macro or subroutine?