

CP316 Interrupts

Terry Sturtevant

Wilfrid Laurier University

November 8, 2017

Interrupts

Interrupts

overview

Interrupts

overview

→ Section 6.2.5

Interrupts

overview

→ Section 6.2.5

→ Section 8.0

Interrupts

overview

→ Section 6.2.5

→ Section 8.0

vectors

Interrupts

overview

→ Section 6.2.5

→ Section 8.0

vectors

→ Section 6.2.6

Interrupts

overview

→ Section 6.2.5

→ Section 8.0

vectors

→ Section 6.2.6

priority

Interrupts

overview

→ Section 6.2.5

→ Section 8.0

vectors

→ Section 6.2.6

priority

→ Section 6.2.4

Interrupts

overview

→ Section 6.2.5

→ Section 8.0

vectors

→ Section 6.2.6

priority

→ Section 6.2.4

status; clear, pending

Interrupts

overview

→ Section 6.2.5

→ Section 8.0

vectors

→ Section 6.2.6

priority

→ Section 6.2.4

status; clear, pending

→ Sections 6.2.3

Interrupts

overview

→ Section 6.2.5

→ Section 8.0

vectors

→ Section 6.2.6

priority

→ Section 6.2.4

status; clear, pending

→ Sections 6.2.3

bits; enable, priority, flag

Interrupts

overview

→ Section 6.2.5

→ Section 8.0

vectors

→ Section 6.2.6

priority

→ Section 6.2.4

status; clear, pending

→ Sections 6.2.3

bits; enable, priority, flag

→ Sections 6.4.2

Interrupt Initialization

Interrupt Initialization

1 setup

Interrupt Initialization

- 1 setup
- 2 clear flags

Interrupt Initialization

- 1 setup
- 2 clear flags
- 3 enable

Interrupt Service Routines

Interrupt Service Routines

- 1 confirm source

Interrupt Service Routines

- 1 confirm source
- 2 process

Interrupt Service Routines

- 1 confirm source
- 2 process
- 3 clear flags (if required)

Interrupt Service Routines

- 1 confirm source
- 2 process
- 3 clear flags (if required)
- 4 **retfie**

Interrupt Resources

Interrupt Resources

shadow registers

Interrupt Resources

shadow registers

→ Section 4.7.1

Interrupt Resources

shadow registers

→ Section 4.7.1

fast register stack

Interrupt Resources

shadow registers

→ Section 4.7.1

fast register stack

→ Section 4.7.5

Interrupt Resources

shadow registers

→ Section 4.7.1

fast register stack

→ Section 4.7.5

retfie FAST

Interrupt Resources

shadow registers

→ Section 4.7.1

fast register stack

→ Section 4.7.5

retfie FAST

only use shadow registers for high priority interrupt!

Interrupt Sources

Interrupt Sources

internal, external

Interrupt Sources

internal, external

→ Chapter 8 (Figure 8-1)

Interrupt Sources

internal, external

→ Chapter 8 (Figure 8-1)

portB, timers, serial, ADC, etc.

Interrupt Sources

internal, external

→ Chapter 8 (Figure 8-1)

portB, timers, serial, ADC, etc.

→ Section 6.5.6

Interrupt Sources

internal, external

→ Chapter 8 (Figure 8-1)

portB, timers, serial, ADC, etc.

→ Section 6.5.6

special case: INT0

Interrupt Sources

internal, external

→ Chapter 8 (Figure 8-1)

portB, timers, serial, ADC, etc.


→ Section 6.5.6

special case: INT0

→ Section 8.6

Qwikflash interrupt connections

Qwikflash interrupt connections



Interrupt Registers

Interrupt Registers

RCON

Interrupt Registers

RCON

→ Section 6.4.3

Interrupt Registers

RCON

→ Section 6.4.3

INTCON, INTCON2, INTCON3

Interrupt Registers

RCON

→ Section 6.4.3

INTCON, INTCON2, INTCON3

→ Section 6.4.4

Interrupt Registers

RCON

→ Section 6.4.3

INTCON, INTCON2, INTCON3

→ Section 6.4.4

PIR1, PIR2

Interrupt Registers

RCON

→ Section 6.4.3

INTCON, INTCON2, INTCON3

→ Section 6.4.4

PIR1, PIR2

→ Section 6.4.5

Interrupt Registers

RCON

→ Section 6.4.3

INTCON, INTCON2, INTCON3

→ Section 6.4.4

PIR1, PIR2

→ Section 6.4.5

PIE1, PIE2

Interrupt Registers

RCON

→ Section 6.4.3

INTCON, INTCON2, INTCON3

→ Section 6.4.4

PIR1, PIR2

→ Section 6.4.5

PIE1, PIE2

→ Section 6.4.6

Interrupt Registers

RCON

→ Section 6.4.3

INTCON, INTCON2, INTCON3

→ Section 6.4.4

PIR1, PIR2

→ Section 6.4.5

PIE1, PIE2

→ Section 6.4.6

IPR1, IPR2

Interrupt Registers

RCON

→ Section 6.4.3

INTCON, INTCON2, INTCON3

→ Section 6.4.4

PIR1, PIR2

→ Section 6.4.5

PIE1, PIE2

→ Section 6.4.6

IPR1, IPR2

→ Section 6.4.7

Interrupt Registers

RCON

→ Section 6.4.3

INTCON, INTCON2, INTCON3

→ Section 6.4.4

PIR1, PIR2

→ Section 6.4.5

PIE1, PIE2


→ Section 6.4.6

IPR1, IPR2


→ Section 6.4.7

RCON

RCON




RCON



Bits in RCON register


RCON




Bits in RCON register -Set IPEN for priority

INTCON

INTCON




INTCON



Bits in INTCON register

INTCON



Bits in INTCON register -Set GIEH to enable high priority, GIEL to enable low priority (if GIEH set)

INTCON2

INTCON2




INTCON2




Bits in INTCON2 register

INTCON3

INTCON3




INTCON3



Bits in INTCON3 register


INTCON3




Bits in INTCON3 register -Note INT0 is not mentioned

IPR1

IPR1




IPR1




Bits in IPR1 register

PIR1

PIR1




PIR1




Bits in PIR1 register

PIE1

PIE1




PIE1




Bits in PIE1 register

IPR2

IPR2




IPR2




Bits in IPR2 register

PIR2

PIR2




PIR2




Bits in PIR2 register

PIE2

PIE2



PIE2



Bits in PIE2 register