

CP316

Serial Communication-I2C

Terry Sturtevant

Wilfrid Laurier University

February 11, 2019

Serial Communication -I²C

Serial Communication -I²C

- Inter-Integrated Circuit Interface

Serial Communication -I²C

- Inter-Integrated Circuit Interface
- Master/slave communication

Serial Communication -I²C

- Inter-Integrated Circuit Interface
- Master/slave communication
- Uses 2 signals (and Ground),
SDA and SCL

Serial Communication -I²C


- Inter-Integrated Circuit Interface
- Master/slave communication
- Uses 2 signals (and Ground),
SDA and SCL
- Many slaves can be on the same bus since each has an address

Serial Communication -I²C


- Inter-Integrated Circuit Interface
- Master/slave communication
- Uses 2 signals (and Ground),
SDA and SCL
- Many slaves can be on the same bus since each has an address
Device addresses are pre-programmed, but can usually be changed

Serial Communication -I²C

- Inter-Integrated Circuit Interface
- Master/slave communication
- Uses 2 signals (and Ground),
SDA and SCL
- Many slaves can be on the same bus since each has an address
Device addresses are pre-programmed, but can usually be changed
- Synchronous, so master controls clock rate



- I²C ; bits are read when SCL is HIGH
- ACK is sent by receiver if OK
sender must release SDA after LSB



- I²C ; bits are read when SCL is HIGH
- NACK is sent by master-receiver if OK sender must release SDA after LSB



- I²C write to slave register



- I²C write to slave register



- I²C write to slave register



- I²C write to slave register



- I²C write to slave register



- I²C write to slave register



- I²C write to slave register




- I²C read from slave register




- I²C read from slave register




- I²C read from slave register




- I²C read from slave register




- I²C read from slave register




- I²C read from slave register



- I²C read from slave register



- I²C read from slave register



- I²C read from slave register

Introduction

Introduction

QwikFlash modules

Introduction

QwikFlash modules
ramifications???

Introduction

QwikFlash modules
ramifications???

interrupts; transmit and receive

Introduction

QwikFlash modules

ramifications???

interrupts; transmit and receive

→ Sections 6.4.5 to 6.4.7


Introduction

QwikFlash modules
ramifications???

interrupts; transmit and receive
→ Sections 6.4.5 to 6.4.7
→ **Section 8.2**

QwikFlash I²C connections

QwikFlash I²C connections



Master Synchronous Serial Port (MSSP) module

Master Synchronous Serial Port (MSSP) module

2 modes; **SPI** and **I²C**

Master Synchronous Serial Port (MSSP) module

2 modes; **SPI** and **I²C**

→ Section 15.0 -15.2

I²C

I²C

2 wires, master-multiple slave

I²C

2 wires, master-multiple slave
overview

I²C

2 wires, master-multiple slave

overview

→ Section 11.2

I²C

2 wires, master-multiple slave

overview

→ Section 11.2

I²C module

I²C

2 wires, master-multiple slave

overview

→ Section 11.2

I²C module

→ Sections 11.3 to 11.6

I²C

2 wires, master-multiple slave

overview

→ Section 11.2

I²C module

→ Sections 11.3 to 11.6

→ Section 15.4

I²C summary

I²C summary

2 wires (+ ground), one-to-many

I²C summary

2 wires (+ ground), one-to-many
SCL (from master)

I²C summary

2 wires (+ ground), one-to-many
SCL (from master)
SDA (serial data)

I²C summary

2 wires (+ ground), one-to-many
SCL (from master)
SDA (serial data)
data transmission rate set by SCL

I²C summary

2 wires (+ ground), one-to-many

SCL (from master)

SDA (serial data)

data transmission rate set by SCL

address for each device, preset (but possibly programmable)

I²C summary

2 wires (+ ground), one-to-many

SCL (from master)

SDA (serial data)


data transmission rate set by SCL

address for each device, preset (but possibly programmable)


packets are complex; address of recipient, read or write, data
(variable number of bytes)

SSPSTAT

SSPSTAT




SSPSTAT




Bits in SSPSTAT register

SSPCON1

SSPCON1




SSPCON1




Bits in SSPCON1 register

SSPCON2

SSPCON2




SSPCON2




Bits in SSPCON2 register

PIR1

PIR1




PIR1



Bits in PIR1 register


PIR1





Bits in PIR1 register - Note SSPIF

PIE1

PIE1




PIE1



Bits in PIE1 register


PIE1




Bits in PIE1 register - Note SSPIE

IPR1

IPR1




IPR1



Bits in IPR1 register

IPR1



Bits in IPR1 register - Note SSPIP

Bit-bashing

Bit-bashing

overview

Bit-bashing

overview

reasons

Bit-bashing

overview

reasons

NIB

Code

Code

PORT configuration

Code

PORT configuration

→ macro or subroutine?

Code

PORT configuration

→ macro or subroutine?

Initialization

Code

PORT configuration

→ macro or subroutine?

Initialization

→ macro or subroutine?

Code

PORT configuration

→ macro or subroutine?

Initialization

→ macro or subroutine?

Write to device

Code

PORT configuration

→ macro or subroutine?

Initialization

→ macro or subroutine?

Write to device

→ macro or subroutine?

Code

PORT configuration

→ macro or subroutine?

Initialization

→ macro or subroutine?

Write to device

→ macro or subroutine?

Read from device

Code

PORT configuration

→ macro or subroutine?

Initialization

→ macro or subroutine?

Write to device

→ macro or subroutine?

Read from device

→ macro or subroutine?

Initialization

Initialization

- 1 configure port (**TRISC**)

Initialization

- 1 configure port (**TRISC**)
don't inadvertently alter other bits

Initialization

- 1 configure port (**TRISC**)
don't inadvertently alter other bits
- 2 set MSSP mode and other parameters (**SSPCON1**)

Initialization

- 1 configure port (**TRISC**)
don't inadvertently alter other bits
- 2 set MSSP mode and other parameters (**SSPCON1**)
I²C , master, enable, etc.

Initialization

- 1 configure port (**TRISC**)
don't inadvertently alter other bits
- 2 set MSSP mode and other parameters (**SSPCON1**)
I²C , master, enable, etc.
- 3 set other parameters (**SSPSTAT,SSPADD**)

Initialization

- 1 configure port (**TRISC**)
don't inadvertently alter other bits
- 2 set MSSP mode and other parameters (**SSPCON1**)
I²C , master, enable, etc.
- 3 set other parameters (**SSPSTAT,SSPADD**)
?

Initialization

- 1 configure port (**TRISC**)
don't inadvertently alter other bits
- 2 set MSSP mode and other parameters (**SSPCON1**)
I²C , master, enable, etc.
- 3 set other parameters (**SSPSTAT**,**SSPADD**)
?
- 4 enable interrupts (if desired) (**PIE1** , **IPR1**)

Initialization

- 1 configure port (**TRISC**)
don't inadvertently alter other bits
- 2 set MSSP mode and other parameters (**SSPCON1**)
I²C , master, enable, etc.
- 3 set other parameters (**SSPSTAT**,**SSPADD**)
?
- 4 enable interrupts (if desired) (**PIE1** , **IPR1**)
assuming interrupts are enabled globally

Sending

Sending

Sending data to slave

Sending

Sending data to slave

① *start;* (**SSPSTAT**)

Sending

Sending data to slave

- 1 *start;* (**SSPSTAT**)
- 2 *write address;* (**SSPBUF,SSPSTAT**)

Sending

Sending data to slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF, SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)

Sending

Sending data to slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF, SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)

Sending

Sending data to slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *write data*; (**SSPBUF,SSPSTAT**)

Sending

Sending data to slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *write data*; (**SSPBUF,SSPSTAT**)
- 6 *idle*; (**SSPCON2, SSPSTAT**)

Sending

Sending data to slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *write data*; (**SSPBUF,SSPSTAT**)
- 6 *idle*; (**SSPCON2, SSPSTAT**)
- 7 *wait for ACK from receiver*; (**SSPCON2**)

Sending

Sending data to slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *write data*; (**SSPBUF,SSPSTAT**)
- 6 *idle*; (**SSPCON2, SSPSTAT**)
- 7 *wait for ACK from receiver*; (**SSPCON2**)
- 8 *stop*; (**SSPSTAT**)

Sending

Sending data to slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *write data*; (**SSPBUF,SSPSTAT**)
- 6 *idle*; (**SSPCON2, SSPSTAT**)
- 7 *wait for ACK from receiver*; (**SSPCON2**)
- 8 *stop*; (**SSPSTAT**)

Receiving

Receiving

Receiving data from slave

Receiving

Receiving data from slave

① *start;* (**SSPSTAT**)

Receiving

Receiving data from slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)

Receiving

Receiving data from slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF, SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)

Receiving

Receiving data from slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF, SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)

Receiving

Receiving data from slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *read data*; (**SSPBUF,SSPSTAT**)

Receiving

Receiving data from slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *read data*; (**SSPBUF,SSPSTAT**)
- 6 *idle*; (**SSPCON2, SSPSTAT**)

Receiving

Receiving data from slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *read data*; (**SSPBUF,SSPSTAT**)
- 6 *idle*; (**SSPCON2, SSPSTAT**)
- 7 *wait for NACK from receiver*; (**SSPCON2**)

Receiving

Receiving data from slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *read data*; (**SSPBUF,SSPSTAT**)
- 6 *idle*; (**SSPCON2, SSPSTAT**)
- 7 *wait for NACK from receiver*; (**SSPCON2**)
- 8 *stop*; (**SSPSTAT**)

Receiving

Receiving data from slave

- 1 *start*; (**SSPSTAT**)
- 2 *write address*; (**SSPBUF,SSPSTAT**)
- 3 *idle*; (**SSPCON2, SSPSTAT**)
- 4 *wait for ACK from receiver*; (**SSPCON2**)
- 5 *read data*; (**SSPBUF,SSPSTAT**)
- 6 *idle*; (**SSPCON2, SSPSTAT**)
- 7 *wait for NACK from receiver*; (**SSPCON2**)
- 8 *stop*; (**SSPSTAT**)