

# CP316

## Introduction to AVR Architecture

Terry Sturtevant

Wilfrid Laurier University

June 19, 2019

# What this course is and is not

# What this course is and is not

This is *not* an exhaustive course about the AVR microcontroller.

# What this course is and is not

This is *not* an exhaustive course about the AVR microcontroller.

This is *not* an exhaustive course about the AVR assembly language.

# What this course is and is not

This is *not* an exhaustive course about the AVR microcontroller.

This is *not* an exhaustive course about the AVR assembly language.

This is *not* an exhaustive course about the Arduino UNO.

# What this course is and is not

This is *not* an exhaustive course about the AVR microcontroller.

This is *not* an exhaustive course about the AVR assembly language.

This is *not* an exhaustive course about the Arduino UNO.

This is *not* an exhaustive course about real-time programming.

# What this course is and is not

This is *not* an exhaustive course about the AVR microcontroller.

This is *not* an exhaustive course about the AVR assembly language.

This is *not* an exhaustive course about the Arduino UNO.

This is *not* an exhaustive course about real-time programming.

This *is* an introduction to techniques for real-time hardware interfacing.

# Microprocessors, digital signal processors and microcontrollers



# Microprocessors, digital signal processors and microcontrollers

- $\mu$ PU vs. DSP vs.  $\mu$ CU

# Microprocessors, digital signal processors and microcontrollers


- $\mu$ PU vs. DSP vs.  $\mu$ CU  
 $\mu$ PU is for *general purpose* processing

# Microprocessors, digital signal processors and microcontrollers


- $\mu$ PU vs. DSP vs.  $\mu$ CU
  - $\mu$ PU is for *general purpose* processing
  - DSP is for *math intensive* processing

# Microprocessors, digital signal processors and microcontrollers

- $\mu$ PU vs. DSP vs.  $\mu$ CU
  - $\mu$ PU is for *general purpose* processing
  - DSP is for *math intensive* processing
  - $\mu$ CU is for *I/O intensive* processing




AVR core



I/O modules identify a microcontroller

# Section 8

## Section 8



Memory organization - **Harvard** architecture



# Harvard Architecture

# Harvard Architecture

separate memory space for data and code

# Harvard Architecture

separate memory space for data and code  
address and data buses can be different widths

# Harvard Architecture

separate memory space for data and code


address and data buses can be different widths

program execution is more efficient since *execution* of current instruction and *fetch* of next instruction can happen simultaneously

## Figure 7-4

Figure 7-4 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast-access Register File concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.

Figure 7-4. The Parallel Instruction Fetches and Instruction Executions




## Instruction timing

# Figure 7-5

Figure 7-5 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation using two register operands is executed, and the result is stored back to the destination register.


Figure 7-5. Single Cycle ALU Operation



## ALU register timing

# Figure 8-2

**Figure 8-2.** Program Memory Map ATmega88A, ATmega88PA, ATmega168A, ATmega168PA, ATmega328 and ATmega328P



Program memory

# Figure 8-3

Figure 8-3. Data Memory Map

Data Memory	
32 Registers	0x0000 - 0x001F
64 I/O Registers	0x0020 - 0x005F
160 Ext I/O Reg.	0x0060 - 0x00FF
	0x0100
Internal SRAM (512/1024/1024/2048 x 8)	0x02FF/0x04FF/0x4FF/0x08FF

Data and I/O memory



# Registers accessible as data or I/O

# Registers accessible as data or I/O

LD/LDS/LDD and ST/STS/STD for *all* I/O registers

# Registers accessible as data or I/O

LD/LDS/LDD and ST/STS/STD for *all* I/O registers

I/O registers 0x00-0x1F

SBI and CBI instructions as well

# Registers accessible as data or I/O

LD/LDS/LDD and ST/STS/STD for *all* I/O registers

I/O registers 0x00-0x1F

SBI and CBI instructions as well

LD and ST instructions require 0x20 added to address

## Section 14

## 14.4.2 PORTB – The Port B Data Register

Bit	7	6	5	4	3	2	1	0	
0x05 (0x25)	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	PORTB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## 14.4.3 DDRB – The Port B Data Direction Register

Bit	7	6	5	4	3	2	1	0	
0x04 (0x24)	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0	DDRB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

14.4.4 PINB – The Port B Input Pins Address<sup>(1)</sup>

Bit	7	6	5	4	3	2	1	0	
0x03 (0x23)	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	PINB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	

Note: 1. Writing to the pin register provides toggle functionality for IO (see ["Toggling the Pin" on page 76](#))

Access as I/O or data (addresses +0x20)

## Section 14

## 14.4.2 PORTB – The Port B Data Register

Bit	7	6	5	4	3	2	1	0	
0x05 (0x25)	<b>PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0</b>								PORTB
Read	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## 14.4.3 DDRB – The Port B Data Direction Register

Bit	7	6	5	4	3	2	1	0	
0x04 (0x24)	<b>DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0</b>								DDRB
Read	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

14.4.4 PINB – The Port B Input Pins Address<sup>(1)</sup>

Bit	7	6	5	4	3	2	1	0	
0x03 (0x23)	<b>PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0</b>								PINB
Read	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	

Note: 1. Writing to the pin register provides toggle functionality for IO (see ["Toggling the Pin" on page 76](#))

Access as **I/O** or data (addresses +0x20)

## Section 14

## 14.4.2 PORTB – The Port B Data Register

Bit	7	6	5	4	3	2	1	0	
0x05 (0x25)	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	PORTB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## 14.4.3 DDRB – The Port B Data Direction Register

Bit	7	6	5	4	3	2	1	0	
0x04 (0x24)	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0	DDRB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

14.4.4 PINB – The Port B Input Pins Address<sup>(1)</sup>

Bit	7	6	5	4	3	2	1	0	
0x03 (0x23)	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	PINB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	

Note: 1. Writing to the pin register provides toggle functionality for IO (see ["Toggling the Pin" on page 76](#))

Access as I/O or data (addresses +0x20)