

# CP316

## Analog to Digital Converters

Terry Sturtevant

Wilfrid Laurier University

February 9, 2018

# Analog to Digital Converters

# Analog to Digital Converters

overview

# Analog to Digital Converters

overview

→ Section 12.3

# Analog to Digital Converters

overview

→ Section 12.3

registers

# Analog to Digital Converters

overview

→ Section 12.3

registers

→ Section 12.3.1

# Analog to Digital Converters

overview

→ Section 12.3

registers

→ Section 12.3.1

integrated sample and hold

# Analog to Digital Converters

overview

→ Section 12.3

registers

→ Section 12.3.1

integrated sample and hold

→ Section 12.3.2

# Analog to Digital Converters

overview

→ Section 12.3

registers

→ Section 12.3.1

integrated sample and hold

→ Section 12.3.2

clocking

# Analog to Digital Converters

overview

→ Section 12.3

registers

→ Section 12.3.1

integrated sample and hold

→ Section 12.3.2

clocking

→ Sections 12.3.3 to 12.3.5

# Analog to Digital Converters

overview

→ Section 12.3

registers

→ Section 12.3.1

integrated sample and hold

→ Section 12.3.2

clocking

→ Sections 12.3.3 to 12.3.5

→ Section 17.0

# Analog to Digital Converters

overview

→ Section 12.3

registers

→ Section 12.3.1

integrated sample and hold

→ Section 12.3.2

clocking

→ Sections 12.3.3 to 12.3.5

→ Section 17.0

10 bit operation

# Analog to Digital Converters

overview

→ Section 12.3

registers

→ Section 12.3.1

integrated sample and hold

→ Section 12.3.2

clocking

→ Sections 12.3.3 to 12.3.5


→ Section 17.0

10 bit operation


→ Section 17.4.1

# ADCON0

## ADCON0




# ADCON0



Bits in ADCON0 register


# ADCON0




Bits in ADCON0 register - Note ADCS1, ADCS0

# ADCON1

## ADCON1




# ADCON1



Bits in ADCON1 register


## ADCON1




Bits in ADCON1 register - Note ADCS2

# CCP2CON

## CCP2CON




## CCP2CON



Bits in CCP2CON register


# CCP2CON




Bits in CCP2CON register -Mode 1011 can start ADC

# QwikFlash ADC connections

# QwikFlash ADC connections



# QwikFlash ADC connections



ramifications???

# Initialization

# Initialization

overview

# Initialization

overview

→ Section 12.4, step 1

# Initialization

overview

→ Section 12.4, step 1

interrupts

# Initialization

overview

→ Section 12.4, step 1

interrupts

→ Section 6.4.5

# Initialization

overview

→ Section 12.4, step 1

interrupts

→ Section 6.4.5

→ Section 17.0

# Code

# Code

## overview

# Code

overview

→ Section 12.4

# Code

overview

→ Section 12.4

PORT configuration

# Code

overview

→ Section 12.4

PORT configuration

→ macro or subroutine?

# Code

overview

→ Section 12.4

PORT configuration

→ macro or subroutine?

Initialization

# Code

overview

→ Section 12.4

PORT configuration

→ macro or subroutine?

Initialization

→ macro or subroutine?

# Code

overview

→ Section 12.4

PORT configuration

→ macro or subroutine?

Initialization

→ macro or subroutine?

Start conversion

# Code

overview

→ Section 12.4

PORT configuration

→ macro or subroutine?

Initialization

→ macro or subroutine?

Start conversion

→ macro or subroutine?

Read value

# Code

overview

→ Section 12.4

PORT configuration

→ macro or subroutine?

Initialization

→ macro or subroutine?

Start conversion

→ macro or subroutine?

Read value

→ macro or subroutine?

# Initialization

# Initialization

- ① configure ports (**TRISA**, **TRISE**)

# Initialization

- ➊ configure ports (**TRISA, TRISE**)  
don't inadvertently alter other bits

# Initialization

- ① configure ports (**TRISA, TRISE**)  
don't inadvertently alter other bits
- ② set parameters (**ADCON0 , ADCON1**)

# Initialization

- ➊ configure ports (**TRISA, TRISE**)  
don't inadvertently alter other bits
- ➋ set parameters (**ADCON0 , ADCON1**)  
clock source, justification, port configuration

# Initialization

- ① configure ports (**TRISA, TRISE**)  
don't inadvertently alter other bits
- ② set parameters (**ADCON0 , ADCON1**)  
clock source, justification, port configuration
- ③ set up special event trigger (if desired) (**CCP2CON**)

# Initialization

- ① configure ports (**TRISA**, **TRISE**)  
don't inadvertently alter other bits
- ② set parameters (**ADCON0** , **ADCON1**)  
clock source, justification, port configuration
- ③ set up special event trigger (if desired) (**CCP2CON**)  
and other related registers

# Initialization

- ① configure ports (**TRISA**, **TRISE**)  
don't inadvertently alter other bits
- ② set parameters (**ADCON0** , **ADCON1**)  
clock source, justification, port configuration
- ③ set up special event trigger (if desired) (**CCP2CON**)  
and other related registers
- ④ enable interrupt (if desired) (**PIE1** , **IPR1**)

# Initialization

- ① configure ports (**TRISA**, **TRISE**)  
don't inadvertently alter other bits
- ② set parameters (**ADCON0** , **ADCON1**)  
clock source, justification, port configuration
- ③ set up special event trigger (if desired) (**CCP2CON**)  
and other related registers
- ④ enable interrupt (if desired) (**PIE1** , **IPR1**)  
assuming interrupts are enabled globally

# Initialization

- ➊ configure ports (**TRISA**, **TRISE**)  
don't inadvertently alter other bits
- ➋ set parameters (**ADCON0** , **ADCON1**)  
clock source, justification, port configuration
- ➌ set up special event trigger (if desired) (**CCP2CON**)  
and other related registers
- ➍ enable interrupt (if desired) (**PIE1** , **IPR1**)  
assuming interrupts are enabled globally
- ➎ choose channel, and start conversion (if desired) (**ADCON0**)

# Reading

# Reading

Reading is simple

# Reading

Reading is simple

- ① check flag to see that conversion is done (**PIR1**)

# Reading

Reading is simple

- ① check flag to see that conversion is done (**PIR1**)
- ② get value and process (remember justification) (**ADRESH**, **ADRESL**)

# Reading

Reading is simple

- ① check flag to see that conversion is done (**PIR1**)
- ② get value and process (remember justification) (**ADRESH**, **ADRESL**)
- ③ clear flag (**PIR1**)

# Reading

Reading is simple

- ① check flag to see that conversion is done (**PIR1**)
- ② get value and process (remember justification) (**ADRESH**, **ADRESL**)
- ③ clear flag (**PIR1**)
- ④ change channel (if desired), and start another conversion (if desired) (**ADCON0**)